

Evaluation of a new hybrid technique based on DTMOS and PFA to improve supply voltage and power consumption of a class-AB amplifier

Hossein Movahedi-Aliabad^{1, *}, Akram Norouzi², Sepideh Soltanmoradi², Mahshid Nasserian³, Manijeh Shahi²

¹Department of Electrical and Electronics, Quchan Technical Institute, Technical and Vocational University, Quchan, Iran

²Department of Electrical Engineering, Bojnourd Branch, Islamic Azad University, Bojnourd, Iran

³Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran

Email address:

h.movahedi@tvu.ac.ir (H. Movahedi), noroziakram93@gmail.com (A. Norouzi), s.soltanmoradi@yahoo.com (S. Soltanmoradi), nasserian_mahshid@yahoo.com (M. Nasserian), shahi.a833@gmail.com (M. Shahi)

To cite this article:

Hossein Movahedi-Aliabad, Akram Norouzi, Sepideh Soltanmoradi, Mahshid Nasserian, Manijeh Shahi. Evaluation of a New Hybrid Technique Based on DTMOS and PFA to Improve Supply Voltage and Power Consumption of a Class-AB Amplifier. *Journal of Electrical and Electronic Engineering*. Special Issue: Research and Practices in Electrical and Electronic Engineering in Developing Countries. Vol. 3, No. 2-1, 2015, pp. 66-71. doi: 10.11648/j.jeee.s.2015030201.25

Abstract: In this paper, two useful techniques of Dynamic Threshold Voltage MOSFET (DTMOS) and Positive Feedback Amplifier (PFA) are investigated separately and are applied simultaneously on a Class-AB Amplifier in the 180 nm CMOS technology. In the first proposed technique, Simulation results show that operating voltage can be limited to ± 0.5 V in which the voltage gain and bandwidth are 52.6 dB and 103.51 MHz, respectively. In the second proposed technique, the power consumption is reduced more than 50%, the open-loop gain is enhanced 47% and Common Mode Rejection Ratio (CMRR) improves to 86.5 dB. By applying combination of these two techniques for designing the amplifier, CMRR increases to 92.1 dB and the power consumption reduces to 97 μ W with the bandwidth of 59.12 MHz.

Keywords: Class-AB Amplifier, DTMOS, FVF, PFA.

1. Introduction

One of the most important parts of an electronic measurement system is its input section, (i.e., sensor). Detection of the desired input quantity and converting to an electrical signal is the most important part of such a system. Nowadays, due to decreasing supply voltage and power consumption of these circuits, achieving the minimum size and increasing lifetime of batteries, results in continuing designing electrical circuits with this approach [1].

New techniques of generation of energy from physical quantities such as light, temperature difference between two points, mechanical vibration frequency of components, moving variation, speed of rotation, etc in nanometer or micrometer scale leads to replacing batteries and power supplies with these new kinds of energy generators. Since the power provided by these generators is not high, use of low-power and low-voltage circuits is very important [2].

Hence, for detection of the desired quantities, designing operational amplifier (Op-Amp) and electronic circuits should be done with the goal of achieving high voltage gain in low operating voltage and power consumption. Applications such as portable and low power measurement systems, especially communication and wireless applications, exhibit importance of usage of low voltage and low power consumption circuits these systems [3].

In [4], Sarbishaei *et al.* use positive feedback for increasing the voltage gain. However, they couldn't achieve low operating voltage and power supply. Also, in [5] Lopez-Martin *et al.*, employ combination of local common mode feedback (LCMFB) and super class-AB OTA (operational transconductance amplifier) for increasing voltage gain and bandwidth in three circuits with different types of supply circuits in the internal stage.

Class-AB operational amplifier is one of the circuits that can be used in low voltage and low power consumption circuits [6]. In order to achieve this, in this paper two

techniques of dynamic threshold voltage MOSFET (DTMOS) and positive feedback amplifier (PFA) are used separately and their combination that is the main idea of this paper are applied on a class-AB operational amplifier. In continue, simulation results are compared with those reported in [4] and [5].

2. Theorem

Detecting and measuring required quantities and also minimizing the operating supply voltage leads to usage of energy provided by physical components in nanometers sizes. Fig. 1 shows the block diagram of a wireless sensor [3]. In this structure the required power for driving internal parts is provided by an electrical generator and is managed for usage of internal components of the sensor. Structure of the detection part and converting the input quantities to an electrical signal should be designed very well to operate in the following conditions:

- When achieved voltage from energy generator is not enough.
- When size of wireless sensor due to specific applications and low power should be decreased.

Hence using techniques for decreasing supply voltage is useful that are discussed in this paper later.




Fig. 1. Internal structure of a wireless sensor[3].

2.1. DTMOS Technique




Fig. 2. DTMOS internal structure in a CMOS Transistor [8].

DTMOS Technique has been proposed with the goal of decreasing V_{th} and off-state leakage current. However, it can

be used when transistor is in the saturation region. As seen in Fig. 2, in this technique the gate and body terminals are connected together and the input signal is applied to these terminals. If $V_{BS} > 0$, V_{th} decreases according to (1).

$$V_{th} = V_{th0} + \lambda(\sqrt{2\phi_F - V_{BS}} - \sqrt{2\phi_F}) \quad (1)$$

in which V_{BS} is source-body voltage of the transistor, V_{th0} is the threshold voltage when $V_{BS} = 0$, λ is the body effect coefficient, ϕ_F is the Fermi potential (that has a value between 0.3 to 0.4 V) [7]. In Fig. 3, the input signal is applied to the gate and body terminals of M_1 and M_2 which are biased in DTMOS structure.




Fig. 3. DTMOS structure used in an Op-Amp input stage

Since lower voltage (compared to the case input signals are applied to the gates of transistors) is needed for driving transistors, we expect that input voltage range increases in the common mode and also the bias current decreases, resulting in saving power [8-9].

2.2. Positive Feedback Amplifier (PFA)

There are different techniques for increasing the output impedance and voltage gain such as cascading transistors, Gain Boosting and Positive Feedback Amplifier (PFA). In the first and second approaches, at least extra four transistors are needed and voltage swing is limited. Hence, these techniques cannot be employed in low voltage applications [10].

In the PFA technique, due to achieving negative conductance coefficient and also high output impedance, we can expect maximum output voltage swing and high DC voltage gain [11].

Fig. 4 shows the structure of a differential PFA. Equivalent circuit for this circuit, is presented in Fig. 5. In this schematic, feedback factor is g_{m2} and the closed-loop gain can be calculated as following:

$$A_{CL} = \left(\frac{v_o}{v_i}\right)_{CL} = \frac{g_{m1} A_{OL}}{1 - \beta A_{OL}} \quad (2)$$

It is obvious that if $\beta A_{OL} \approx 1$, a high gain is achieved. This condition doesn't cause instability due to the negative

When common mode (CM) input is applied in this circuit, current passing through resistors becomes zero and voltage of M_3 and M_6 becomes equal. In this condition, I_{Bias} is divided between M_1 and M_2 equal. If differential input is applied to the circuit, the currents of resistors and hence voltage of X and Y nodes become different.

When $V_i = V_{(i+)} - V_{(i-)}$ is applied and $I_d = I_1 - I_2$ is generated, a current is produced throughout resistors. Maximum difference between X and Y nodes can be calculated by:

$$\Delta V_{GS}^{MAX} = RI_{Bias}/2 \quad (4)$$

Calculated voltage difference in the above equation produces maximum voltage swing in current of the output stage. DC open-loop gain can be written as:

$$A_{OpenLoop} = g_{m2} R_Y g_{m6} R_{out} \quad (5)$$

in which R_Y is impedance of the Y node and R_{out} is impedance of the output node. Also, R_Y can be expressed by:

$$R_Y = R \parallel r_{o5} \parallel r_{o2} \quad (6)$$

Furthermore, resistor R can determine the maximum output current that is:

$$I_{Out}^{Max} = \beta(V_{DS4,5} + \Delta V_{GS}^{MAX})^2 \quad (7)$$

It is worth mentioning that in the differential mode, gates of M_4 and M_5 are grounded and parasitic capacitances don't affect X and Y nodes. In Fig. 8, generated differential current is proportional to V_{id}^2 [11-12]. Also the output current is

proportional to I_d^2 and hence, it is proportional to V_{id}^2 . Therefore the proposed circuit is a super class-AB OTA [13].

In this paper, two useful techniques of PFA and DTMOS are investigated separately and then are applied simultaneously on the implemented super class-AB OTA in the 0.18 μm CMOS technology. In order to make comparison fair, figure of merit (FOM) is calculated as follows:

$$FOM = \frac{A_{OpenLoop} \cdot GBW}{P_d} \cdot \frac{1}{V_{Supply}} \quad (8)$$

in which GWB is production of gain and bandwidth and $A_{OpenLoop}$ is open-loop gain [14].

3. Circuit Implementation

For simulating the proposed structure, first a differential class-AB OTA, -in which FVF technique is used- is implemented in the 0.18 μm CMOS technology using Hspice software. Then DTMOS technique is applied to the first stage. In this case, operating voltage is limited to ± 0.5 V. Bias currents are selected 2 μA . Then without using DTMOS technique, M_4 and M_5 transistors along with R_1 and R_2 are replaced by PFA and simulation is carried out again. In this case supply voltage is ± 1 V. The proposed technique in this paper is combination of two stated techniques. Using the proposed structure supply voltage can be limited to ± 0.5 V and many circuit parameters are improved. Fig. 9 shows circuit of the proposed structure.




Fig. 9. Schematic of the proposed circuit. Structure of the super class-AB OTA in which DTMOS and PFA techniques are used.

4. Simulation Results

Circuits explained in the previous section are simulated

and their frequency response are demonstrated in Fig. 10. The voltage gain and bandwidth of the first circuit are 52.6 dB and 103.51 MHz.

When PFA technique is used for implementing the amplifier, the power consumption reduced more than 50%, the voltage gain improves more than 47%, and CMRR enhances to 86.5 dB. The open-loop gain and bandwidth of the proposed circuit are 77.4 dB and 59.12 MHz, respectively in which the supply

voltage is ± 0.5 V. Table 1 shows simulation results of DTMOS, PFA and the proposed structures and also techniques proposed in [4] and [5] (in which three bias float circuits (A), (B), and (C) are used). As observed in Table 1, the proposed circuit has the best CMRR, least power and the best FOM.




Fig. 10. Voltage gain curves of DTMOS, PFA and the proposed technique.

Table 1. Comparison of different techniques parameters.

Parameter	[4]	[5] (A)	[5] (B)	[5] (C)	Simulated [5]-(A) circuit in this paper	This Work		
						DTMOS	PFA	Proposed
Technology (μm)	0.18	0.5	0.5	0.5	0.18	0.18	0.18	0.18
V_{Supply} (V)	1.8	± 1	± 1	± 1	± 1	± 0.5	± 1	± 0.5
I_{Bias} (μA)	--	10	10	10	10	2	2	2
GBW (MHz)	69	0.725	0.41	0.47	22.1	103.51	27.6	59.12
Gain (dB)	83.7	43	37.5	37.5	50	52.6	77.64	77.4
Phase Margin ($^\circ$)	87	90	90	90	90	89	85	88
CMRR (dB)	--	68	70	69	52.1	63.2	86.5	92.1
Output Swing (V)	1.6	--	--	--	± 0.85	± 0.45	± 0.85	± 0.4
Load Capacitor (pF)	2	80	80	80	5	2	2	2
Output Noise (μV_{rms})	--	230	230	252	6.5	8	12	9.5
Power (μW)	450	120	120	140	280	248	112	97
PSRR(+, -) (dB)	--	55-58	50-53	57-46	86-81	98-80	80-84	98-86
Slew Rate +/- (V/ μS)	226	100	92	42	203	148.4	450	105
	---	-78	-76	-80	-86.5	-50	-177	-44.5
FOM*	7.12	0.13	0.064	0.063	1.975	21.95	9.56	47.17

* FOM : Figure of Merit

5. Discussion and Conclusion

In this paper, two practical techniques of DTMOS and PFA are investigated separately and are applied simultaneously on a Class-AB Amplifier in the 180 nm CMOS technology. In the first proposed technique, Simulation results show that

operating voltage can be limited to ± 0.5 V in which the voltage gain and bandwidth are 52.6 dB and 103.51 MHz, respectively. In the second proposed technique, the power consumption is reduced more than 50%, the open-loop gain is enhanced 47% and CMRR improves to 86.5 dB.

By applying combination of two techniques for designing

the amplifier, CMRR increases to 92.1 dB and the power consumption reduces to 97 μ W with the bandwidth of 59.12 MHz.

Simulation result provided in the previous section proves that the proposed circuit improves many parameters of the amplifier. Decreasing operating voltage, power consumption and enhancing parameters including voltage gain, bandwidth and CMRR make the proposed structure a good choice for implementing high gain amplifiers with minimum voltage supply and also low-power portable and wireless applications.

References

- [1] P. K. Sinha, A. Vikram and Dr. K. S. Yadav, "Design Of Two Stage CMOS Op-Amp With Low Power And High Slew Rate", *International Journal of Engineering Research & Technology*, Vol. 1 Issue 8, ISSN: 2278-0181, 2012.
- [2] L. W. Zhong, Zh. Guang, Y. Ya, W. Sihong and C. Pan, "Progress in nanogenerators for portable electronics", *Materials today from Elsevier Journals*, Vol. 15, No. 12, pp. 532-543, 2012.
- [3] A. Nechibvute, A. Chawanda and P. Luhanga, "Piezoelectric Energy Harvesting Devices: An Alternative Energy Source for Wireless Sensors", *Hindawi Publishing Corporation, Smart Materials Research*, Article ID 853481, 13 pages, DOI :10.1155/2012/853481, 2012.
- [4] H. Sarbishaei, T. K. Toosi, E. Z. Tabasy and R. Lotfi, "A High-Gain High-Speed Low-Power Class-AB Operational Amplifier", *48th IEEE International Midwest Symposium on Circuits and Systems*, Vol. 1, pp. 271 - 274 , 2005.
- [5] J. López-Martín, S. Baswa, J. Ramirez-Angulo and R. G. Carvajal, "Low-Voltage Super Class AB CMOS OTA Cells With Very High Slew Rate and Power Efficiency", *IEEE Journal Of Solid-State Circuits*, Vol. 40, No. 5, pp. 1068-1077, 2005.
- [6] S. Baswa, M. Bikumandla, J. Ramírez-Angulo, A. J. López-Martín, R. G. Carvajal and G. Ducoudray-Acevedo, "Low-Voltage Low-Power Super Class-AB CMOS Op-Amp with Rail-to-Rail Input/Output Swing", *5th IEEE International Caracas Conference on Devices, Circuits and Systems*, Vol. 1, pp. 83-86, 2004.
- [7] Lasanen and Kimmo, "Integrated analogue CMOS circuits and structures for heart rate detectors and other low-voltage, low-power applications", *University of Oulu, Oulu, Finland*, 2011.
- [8] S. Izadpanah-Tous, M. Behroozi and V. Asadpoor, "Design of 0.4 V operational amplifier using low-power techniques", *Majlesi Journal of Telecommunication Devices*, Vol. 2, No. 1, pp. 145-149, 2012.
- [9] L. Qiang, T. Kuo Hwi Roy, H. Teo Tee and S. Rajinder, "A 1-V 36- μ W Low-Noise Adaptive Interface IC for Portable Biomedical Applications", *IEEE European Solid-State Device Research Conference*, 11-13 September 2007.
- [10] K. Bult and G. Geelen, "A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain", *IEEE J. Solid-state Circuits*, Vol. 25, No. 6, pp. 1379-1384, 1990.
- [11] S. Voldman, D. Hui, D. Young, R. Williams, D. Dreps, J. Howard, M. Sherony, P. Assaderaghi and G. Shahidi, "Silicon-on-insulator dynamic threshold ESD networks and active clamp circuitry", *Electrical Overstress/Electrostatic Discharge Symposium*, pp. 29-40, 2000.
- [12] J. Ramirez-Angulo, R. G. Carvajal, A. Torralba, J. Galan, A. P. Vega-Leal and J. Tombs, "The Flipped Voltage Follower: A useful cell for low-voltage low-power circuit design", in *Proc. ISCAS 2002*, Scottsdale, AZ, pp. II 615-618, 2002.
- [13] M. M. Amourah and R. L. Geiger, "A High Gain Strategy With Positive-Feedback Gain Enhancement Technique", *IEEE International Symposium on Circuits and Systems*, Vol. 1, pp. 631- 634, 2001.
- [14] E. Kargaran, M. Sawan, Kh. Mafinezhad and H. Nabovati, "Design of 0.4V, 386nW OTA Using DT MOS Technique for Biomedical Applications", *55th IEEE International Midwest Symposium on Circuits and Systems*, pp. 270–273, 2012.